Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor metal gate structure that minimizes non-planarity effects and method of formation

Transistor metal gate structure that minimizes non-planarity effects and method of formation

US Patent 6423619 · Granted Jul 23, 2002

Estimated economic value: $16,132,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device with a gate electrode having at least two portions2014
Method of forming a semiconductor device and semiconductor device2013
First inter-layer dielectric stack for non-volatile memory2013
Method of forming a shared contact in a semiconductor device2013
Reverse ALD2013
Modified hybrid orientation technology2012
Method of forming a semiconductor device and semiconductor device2011
Separate layer formation in a semiconductor device2011
Plasma treatment of a semiconductor surface for enhanced nucleation of a metal-c2011
Method of forming a gate dielectric by in-situ plasma2011
Trench formation in a semiconductor material2011
Electronic device comprising a gate electrode including a metal-containing layer2011