Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing IO timing in a delay locked system using separate transmit and receive loops

Testing IO timing in a delay locked system using separate transmit and receive loops

US Patent 6421801 · Granted Jul 16, 2002

Estimated economic value: $65,603,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller functionalities to support data swizzling2013
Method and apparatus for training a memory signal via an error signal of a memor2013
Reliability, availability, and serviceability solution for memory technology2013
Methods and systems to calibrate push-pull drivers2012
Reliability, availability, and serviceability solutions for memory technology2012
System and method for alignment of clock to data2011
Extending PPM tolerance using a tracking data recovery algorithm in a data recov2008
Slave I/O driver calibration using error-nulling master reference2007
Method and apparatus for optimizing timing for a multi-drop bus2006
Method and apparatus for optimizing timing for a multi-drop bus2005
Dynamic current calibrated driver circuit2005
Synthesis of a synchronization clock2005