Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device tester and method for testing reduced power states

Memory device tester and method for testing reduced power states

US Patent 6418070 · Granted Jul 9, 2002

Estimated economic value: $4,358,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing effects of read array operations of read apparent voltage2021
Determining a read apparent voltage infector page and infected page2020
Reducing read errors by performing mitigation reads to blocks of non-volatile me2019
One wire parasite power switch control circuit2017
Active parasite power circuit2015
Active parasite power circuit2014
Active parasite power circuit2012
Memory device tester and method for testing reduced power states2007
Memory device tester and method for testing reduced power states2007
Memory device tester and method for testing reduced power states2007
Memory device tester and method for testing reduced power states2005
Memory device tester and method for testing reduced power states2005