Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a MOS transistor in an embedded memory

Method of fabricating a MOS transistor in an embedded memory

US Patent 6395596 · Granted May 28, 2002

Estimated economic value: $2,554,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Passivation scheme for pad openings and trenches2025
Heat dissipating features for laser drilling process2025
Image sensor and manufacturing method thereof2025
Low warpage high density trench capacitor2025
Image sensor and manufacturing method thereof2025
Semiconductor device package having metal thermal interface material2024
Semiconductor arrangement and method of making2024
Semiconductor device2024
Passivation scheme for pad openings and trenches2024
Semiconductor device2024
Semiconductor device package having metal thermal interface material and method 2023
Low warpage high density trench capacitor2023