Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual port programmable logic device variable depth and width memory array

Dual port programmable logic device variable depth and width memory array

US Patent 6392954 · Granted May 21, 2002

Estimated economic value: $60,615,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preform assembly for drawing multicore or holey optical fibre and method of manu2025
Cutoff shifted optical fibre2023
Apparatus and method for efficient deployment of nodes in a network2023
Cut-off shifted optical fibre with large effective area2022
Dynamic scan chain and method2021
Clock grid for integrated circuit2017
Clock grid for integrated circuit2017
Phase-locked loop architecture and clock distribution system2017
Clock grid for integrated circuit2016
Integrated circuits with programmable overdrive capabilities2016
Phase-locked loop architecture and clock distribution system2016
Integrated circuits with backside power delivery2016