Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for identifying defective elements in array molding of semiconductor packaging

Method for identifying defective elements in array molding of semiconductor packaging

US Patent 6391666 · Granted May 21, 2002

Estimated economic value: $322,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate bonding pad having a multi-surface trace interface2023
Side contact pads for high-speed memory card2022
Printed circuit board trace for galvanic effect reduction2022
Semiconductor device including control switches to reduce pin capacitance2021
Semiconductor device including dummy pull-down wire bonds2021
Heterogeneous fan-out structures for memory devices2020
Semiconductor device including optional pad interconnect2019
Wire bonded wide I/O semiconductor device2019
Semiconductor device including support pillars on solder mask2019
Printed circuit board with coextensive electrical connectors and contact pad are2018
Wire bonded wide I/O semiconductor device2018
Rigid wave pattern design on chip carrier substrate and printed circuit board fo2016