Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM refresh monitoring and cycle accurate distributed bus arbitration in a multi-processing environment

DRAM refresh monitoring and cycle accurate distributed bus arbitration in a multi-processing environment

US Patent 6389497 · Granted May 14, 2002

Estimated economic value: $93,418,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High performance turbo and Viterbi channel decoding in digital signal processors2010
Despread signal recovery in digital signal processors2008
Cache memory data replacement strategy2006
Method and apparatus for communicating between multiple functional units in a co2003
Digital signal processor with bit FIFO2001
Microprocessor-based data processing apparatus that commences a next overlapping1998
Testing hooks for testing an integrated data processing system1997
Integrated data processing system including CPU core and parallel, independently1997
Integrated CPU core and parallel, independently operating DSP module and time-cr1996