Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated CPU core and parallel, independently operating DSP module and time-critical core priority scheme

Integrated CPU core and parallel, independently operating DSP module and time-critical core priority scheme

US Patent 5590357 · Granted Dec 31, 1996

Estimated economic value: $9,700,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power standby mode for memory devices2025
System and method for performing active distance measurements2025
Apparatus for acquiring 3-dimensional maps of a scene2025
Apparatus for acquiring 3-dimensional maps of a scene2023
Latency reduction in SPI flash memory devices2023
Standby current reduction in memory devices2023
System and method for performing active distance measurements2023
Apparatus for acquiring 3-dimensional maps of a scene2023
Image sensor modules including primary high-resolution imagers and secondary ima2023
Memory latency reduction in XIP mode2022
Managing a change in a physical property of a vehicle due to an external object2022
Apparatus for acquiring 3-dimensional maps of a scene2022