Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor-based data processing apparatus that commences a next overlapping cycle when a ready signal is detected not to be active

Microprocessor-based data processing apparatus that commences a next overlapping cycle when a ready signal is detected not to be active

US Patent 5822779 · Granted Oct 13, 1998

Estimated economic value: $2,417,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power standby mode for memory devices2025
Latency reduction in SPI flash memory devices2023
Standby current reduction in memory devices2023
Memory latency reduction in XIP mode2022
Methods and apparatus to implement multiple inference compute engines2021
Concurrent read and reconfigured write operations in a memory device2021
Linear to physical address translation with support for page attributes2021
Flexible neural network accelerator and methods therefor2021
Read latency reduction in a memory device2020
Hardware assisted media playback and capture synchronization2020
Speech and video dual mode gaussian mixture model scoring accelerator2020
Concurrent read and reconfigured write operations in a memory device2020