Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a crack stop structure and diffusion barrier in integrated circuits

Method of forming a crack stop structure and diffusion barrier in integrated circuits

US Patent 6383893 · Granted May 7, 2002

Estimated economic value: $13,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buried power rail at tight cell-to-cell space2025
Structure containing a via-to-buried power rail contact structure or a via-to-ba2025
Layered substrate structures with aligned optical access to electrical devices2024
Create a protected layer for interconnects and devices in a packaged quantum str2024
Ionizing radiation blocking in IC chip to reduce soft errors2020
Insulating a via in a semiconductor substrate2018
Flip chip alignment mark exposing method enabling wafer level underfill2017
Insulating a via in a semiconductor substrate2017
Protected through semiconductor via (TSV)2017
Protected through semiconductor via (TSV)2017
Self-locking container2016
Protected through semiconductor via (TSV)2016