Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power RAM memory cell using a precharge line pulse during write operation

Low power RAM memory cell using a precharge line pulse during write operation

US Patent 6380592 · Granted Apr 30, 2002

Estimated economic value: $19,678,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM leakage reduction circuit2013
SRAM leakage reduction circuit2011
Memory compiler redundancy2011
Test cells for semiconductor yield improvement2010
Memory leakage control circuit and method2010
SRAM leakage reduction circuit2010
Memory compiler redundancy2010
Layout for DUT arrays used in semiconductor wafer testing2009
Designing an integrated circuit to improve yield using a variant design element2009
Memory compiler redundancy2008
Memory compiler redundancy2006
Memory compiler redundancy2006