Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double self-aligning shallow trench isolation semiconductor and manufacturing method therefor

Double self-aligning shallow trench isolation semiconductor and manufacturing method therefor

US Patent 6376877 · Granted Apr 23, 2002

Estimated economic value: $2,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device having programmable impedance elements with a common conductor for2021
Memory elements having conductive cap layers and methods therefor2019
Methods of fabricating storage elements and structures having edgeless features 2017
EEPROM memory cell with low voltage read path and high voltage erase/write path2016
Storage elements, structures and methods having edgeless features for programmab2016
Memory cells with vertically integrated tunnel access device and programmable im2016
Solid electrolyte memory elements with electrode interface for improved performa2015
Resistive switching devices and methods of formation thereof2015
Programmable memory elements, devices and methods having physically localized st2014
Resistive switching devices having a buffer layer and methods of formation there2014
Resistive switching devices having alloyed electrodes and methods of formation t2014
Buried silicide local interconnect with sidewall spacers and method for making t2013