Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Precision, high speed delay system for providing delayed clock edges with new delay values every clock period

Precision, high speed delay system for providing delayed clock edges with new delay values every clock period

US Patent 6373312 · Granted Apr 16, 2002

Estimated economic value: $13,326,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive modal PAM2/PAM4 in-phase (I) quadrature (Q) phase detector for a receiv2015
Phase-locked loop calibration system and method2014
Fast lock clock-data recovery for phase steps2014
Phase-locked loop having high-gain mode phase-frequency detector2013
Method and apparatus for biasing a metal-oxide-semiconductor capacitor for capac2007
Low-jitter charge-pump phase-locked loop2007
Phase detector system with asynchronous output override2007
Parallel calibration system for a test device2006
Self-tuning varactor system2005
Algorithmically programmable memory tester with breakpoint trigger, error jammin2004
Memory tester tests multiple DUT's per test site2003
Timing calibration and timing calibration verification of electronic circuit tes2003