Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit

Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit

US Patent 6363031 · Granted Mar 26, 2002

Estimated economic value: $7,407,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Latency reduction in touch sensitive systems2021
Systems and methods for super speed packet transfer2014
Speed power efficient USB method2005
Memory device with fixed length non interruptible burst2003
Non-volatile static memory cell2003
Method, architecture and circuitry for independently configuring a multiple arra2002
Random access memory having independent read port and write port and process for2002
Direct bit line-bit line defect detection test mode for SRAM2002
Random access memory having a read/write address bus and process for writing to 2002
Method and apparatus to prevent latch-up in CMOS devices2002
Circuit and method for implementing single-cycle read/write operation(s), and ra2001
Scan path circuitry including a programmable delay circuit2001