Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self test for multiple memories in a chip

Built-in self test for multiple memories in a chip

US Patent 6360342 · Granted Mar 19, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit automatic test system and integrated circuit automatic test m2019
Test decompressor and test method thereof2019
System and method for temperature sensing of three-dimensional integrated circui2018
Defect diagnosis2017
Multi-point temperature sensing method for integrated circuit chip and system of2016
Debugging control system using inside core event as trigger condition and method2014
Multi-project system-on-chip and its method2009
Test method and architecture for circuits having inputs2007
Built-in self-test hierarchy for an integrated circuit2006
Built-in current sensor for IDDQ monitoring1998
Intermediate voltage sensor for CMOS circuits1997