Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for at-speed interconnect tests

System and method for at-speed interconnect tests

US Patent 6357026 · Granted Mar 12, 2002

Estimated economic value: $76,226,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Motor drive device and image forming apparatus2025
System and method for implementing a single chip having a multiple sub-layer PHY2014
System and method for implementing a single chip having a multiple sub-layer PHY2013
System and method for implementing a single chip having a multiple sub-layer PHY2012
Bit error rate based system and method for optimizing communication system perfo2010
Bit error rate based system and method for optimizing communication system perfo2009
System and method for determining on-chip bit error rate (BER) in a communicatio2008
Auto configuration for asynchronous transfer mode based access device2008
Auto configuration for asynchronous transfer mode based access device2008
Bit error rate based system and method for optimizing communication system perfo2006
System and method for performing on-chip self-testing2006
On-chip standalone self-test system and method2006