Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabrication of a no-field MOS transistor

Method of fabrication of a no-field MOS transistor

US Patent 6350637 · Granted Feb 26, 2002

Estimated economic value: $19,973,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrating diverse transistors on the same wafer2013
Process for manufacturing a memory device integrated on a semiconductor substrat2011
Sealing method for electronic devices formed on a common semiconductor substrate2008
Manufacturing method for non-active electrically structures in order to optimize2008
Manufacturing method for non-active electrically structures in order to optimize2008
Analysis of the quality of contacts and vias in multi-metal fabrication processe2007
Sealing method for electronic devices formed on a common semiconductor substrate2006
Sealing method for electronic devices formed on a common semiconductor substrate2006
Manufacturing method for non-active electrically structures in order to optimize2006
Manufacturing method for non-active electrically structures in order to optimize2006
Electrically erasable and programmable non-volatile memory cell2005
Electrically erasable and programmable non-volatile memory cell2005