Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for manufacturing a memory device integrated on a semiconductor substrate and comprising nanocrystal memory cells and CMOS transistors

Process for manufacturing a memory device integrated on a semiconductor substrate and comprising nanocrystal memory cells and CMOS transistors

US Patent 7910978 · Granted Mar 22, 2011

Estimated economic value: $8,825,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrating diverse transistors on the same wafer2013
Sealing method for electronic devices formed on a common semiconductor substrate2008
Manufacturing method for non-active electrically structures in order to optimize2008
Analysis of the quality of contacts and vias in multi-metal fabrication processe2007
Sealing method for electronic devices formed on a common semiconductor substrate2006
Manufacturing method for non-active electrically structures in order to optimize2006
Electrically erasable and programmable non-volatile memory cell2005
Process for integrating in a same chip a non-volatile memory and a high-performa2004
Method of forming low-resistivity connections in non-volatile memories2004
Method of manufacturing an integrated circuit, for integrating an electrically p2003
EEPROM type non-volatile memory cell and corresponding production method2003
Method of manufacturing an electrically programmable, non-volatile memory and hi2002