{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of using critical dimension mapping to optimize speed performance of microprocessor produced using an integrated circuit manufacturing process", "item": "https://www.patentleaderboard.com/patent/6345211"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of using critical dimension mapping to optimize speed performance of microprocessor produced using an integrated circuit manufacturing process

Method of using critical dimension mapping to optimize speed performance of microprocessor produced using an integrated circuit manufacturing process

US Patent 6345211 · Granted Feb 5, 2002

Estimated economic value: $5,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Exposure correction based on reflective index for photolithographic process cont2002
Method of using critical dimension mapping to qualify a new integrated circuit m2002
Method of using critical dimension mapping to qualify a reticle used in integrat2002
Method of using critical dimension mapping to qualify a new integrated circuit f2001
Method of using critical dimension mapping to qualify a new integrated circuit f2001