{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of using critical dimension mapping to qualify a new integrated circuit fabrication etch process", "item": "https://www.patentleaderboard.com/patent/6238936"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of using critical dimension mapping to qualify a new integrated circuit fabrication etch process

Method of using critical dimension mapping to qualify a new integrated circuit fabrication etch process

US Patent 6238936 · Granted May 29, 2001

Estimated economic value: $6,079,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Exposure correction based on reflective index for photolithographic process cont2002
Method of using critical dimension mapping to qualify a new integrated circuit m2002
Method of using critical dimension mapping to qualify a reticle used in integrat2002
Method of using critical dimension mapping to optimize speed performance of micr2002
Method of using critical dimension mapping to qualify a new integrated circuit f2001