Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage

Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage

US Patent 6337651 · Granted Jan 8, 2002

Estimated economic value: $11,293,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power supply noise reduction by current cancellation circuit2025
Reference clock switching in phase-locked loop circuits2024
Hybrid asynchronous gray counter with non-gray zone detector for high performanc2022
Adaptively reconfigurable time-to-digital converter for digital phase-locked loo2018
Phase locked loop system with bandwidth measurement and calibration2017
Automatic amplitude control for voltage controlled oscillator2012
Test techniques for a delay-locked loop receiver interface2010
Phase select circuit with reduced hysteresis effect2010
Parallel multiplexing duty cycle adjustment circuit with programmable range cont2009
Variable accuracy pipeline ADC for WLAN communications devices2006
Digital logic correction circuit for a pipeline analog to digital (A/D) converte2002
Pipeline analog to digital (a/d) converter with lengthened hold operation of a f2001