Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for memory self-timed refresh for reduced power consumption

System and method for memory self-timed refresh for reduced power consumption

US Patent 6334167 · Granted Dec 25, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Load adjusted populations of integrated circuit decoupling capacitors2024
Through-board power control arrangements for integrated circuit devices2023
Efficient and selective sparing of bits in memory systems2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Hybrid memory mirroring using storage class memory2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Redundant voltage regulator for memory devices2022
Clock frequency adjustment for workload changes in integrated circuit devices2021
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2021
Efficient and selective sparing of bits in memory systems2021
Predictive voltage transient reduction in integrated circuits2021
Integrated circuit power domains segregated among power supply phases2021