Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › UART automatic parity support for frames with address bits

UART automatic parity support for frames with address bits

US Patent 6332173 · Granted Dec 18, 2001

Estimated economic value: $8,747,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Predictable updating of a baud divisor of an asynchronous serial port during dat2005
Data compression or decompressions during DMA transfer between a source and a de2002
Autobauding with adjustment to a programmable baud rate2002
UART support for address bit on seven bit frames2001
Test mode programmable reset for a watchdog timer2001
Emulator support mode for disabling and reconfiguring timeouts of a watchdog tim2000
UART character matching used for address matching on a register-by-register basi2000
System for performing DMA transfers where an interrupt request signal is generat1999
System having a receive data register for storing at least nine data bits of fra1999
System for selecting between internal and external DMA request where ASP generat1999
Microcontroller with improved debug capability for internal memory1999