Home› System for performing DMA transfers where an interrupt request signal is generated based on the value of the last of a plurality of data bits transmitted
System for performing DMA transfers where an interrupt request signal is generated based on the value of the last of a plurality of data bits transmitted