Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reference cell bitline path architecture for a simultaneous operation flash memory device

Reference cell bitline path architecture for a simultaneous operation flash memory device

US Patent 6327181 · Granted Dec 4, 2001

Estimated economic value: $4,361,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for signal encryption in high bandwidth memory2025
Work machine2024
Devices for providing neutral voltage conditions for resistive change elements i2023
Apparatuses and methods for signal encryption in high bandwidth memory2023
Sense amplifiers2021
Method of controlling verification operations for error correction of non-volati2021
Apparatuses and methods for providing clock signals in a semiconductor device2020
Apparatuses and methods for providing clock signals in a semiconductor device2019
Non-volatile memory having discrete isolation structure and SONOS memory cell, m2019
Partial local self boosting for NAND2016
Battery-powered forklift2015
Forklift truck2015