Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing an EPROM memory device having memory cells organized in a tablecloth matrix

Method of manufacturing an EPROM memory device having memory cells organized in a tablecloth matrix

US Patent 6326266 · Granted Dec 4, 2001

Estimated economic value: $31,476,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic memory device having high density non-volatile memory cells and a red2008
Process for manufacturing a dual charge storage location memory cell2006
Process for manufacturing a dual charge storage location memory cell2006
MOS device and a process for manufacturing MOS devices using a dual-polysilicon 2006
MOS device and process for manufacturing MOS devices using dual-polysilicon laye2006
Process for manufacturing a dual charge storage location memory cell2004
Process for manufacturing a dual charge storage location memory cell2004
Multi-emitter bipolar transistor for bandgap reference circuits2004
Process for manufacturing semiconductor integrated memory devices with cells mat2002
Process for manufacturing semiconductor integrated memory devices with cells mat2002
Process for manufacturing an integrated circuit comprising an array of memory ce2002
Method for autoaligning overlapped lines of a conductive material in integrated 2002