Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › MOS device and process for manufacturing MOS devices using dual-polysilicon layer technology

MOS device and process for manufacturing MOS devices using dual-polysilicon layer technology

US Patent 7023047 · Granted Apr 4, 2006

Estimated economic value: $4,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with reference sub-system for testing and replacement2023
Continuity test in electronic devices with multiple-connection leads2015
Solar light concentration photovoltaic conversion system using a wavelength spli2015
Electronic memory device having high integration density non-volatile memory cel2009
Electronic memory device having high density non-volatile memory cells and a red2008
Electronic memory device having high density non-volatile memory cells and a red2008
Process for manufacturing a dual charge storage location memory cell2006
MOS device and a process for manufacturing MOS devices using a dual-polysilicon 2006
MOS device and a process for manufacturing MOS devices using a dual-polysilicon 2006
MOS device and a process for manufacturing MOS devices using a dual-polysilicon 2006
Process for manufacturing a dual charge storage location memory cell2004
Multi-emitter bipolar transistor for bandgap reference circuits2004