{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Avoiding tag compares during writes in multi-level cache hierarchy", "item": "https://www.patentleaderboard.com/patent/6321297"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Avoiding tag compares during writes in multi-level cache hierarchy

Avoiding tag compares during writes in multi-level cache hierarchy

US Patent 6321297 · Granted Nov 20, 2001

Estimated economic value: $213,214,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method to optimize sense-amp enable pulse-width in SRAM arrays2025
Semiconductor device having a 2-D material layer including a channel region and 2024
Vehicle driveline component with weldment having air pocket configured to shift 2024
Keeper-free integrated clock gate circuit2024
Frame assembly, backlight module, and display device2023
Vehicle driveline component having housing assembly with slugs for inhibiting re2023
Tracking repeated reads to guide dynamic selection of cache coherence protocols 2022
Maintaining domain coherence states including domain state no-owned (DSN) in pro2022
Providing dynamic selection of cache coherence protocols in processor-based devi2021
Enabling atomic memory accesses across coherence granule boundaries in processor2021
Low power clock gate circuit2021
Apparatus for adaptive write assist for memory2019