Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test generation for analog circuits using partitioning and inverted system simulation

Test generation for analog circuits using partitioning and inverted system simulation

US Patent 6308300 · Granted Oct 23, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transmitter training using receiver equalizer coefficients2015
Spectral and information theoretic method of test point, partial-scan, and full-2012
Method and system of dynamic power cutoff for active leakage reduction in circui2010
Cryptography correctness detection methods and apparatuses2009
Method and system for graphical evaluation of IDDQ measurements2004
Method and apparatus for combined stuck-at fault and partial-scanned delay-fault2001
Method and system for identifying tested path delay faults2000
Test generation using signal flow graphs1998
Test generation using signal flow graphs1998
Robust delay fault built-in self-testing method and apparatus1995