Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for combined stuck-at fault and partial-scanned delay-fault built-in self test

Method and apparatus for combined stuck-at fault and partial-scanned delay-fault built-in self test

US Patent 6247154 · Granted Jun 12, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Constrained random simulation using machine learning and Bayesian estimation2025
Automated translation of design specifications of electronic circuits2024
Prioritized soft constraint solving2015
Spectral and information theoretic method of test point, partial-scan, and full-2012
Method and system of dynamic power cutoff for active leakage reduction in circui2010
Method and system for graphical evaluation of IDDQ measurements2004
Test generation for analog circuits using partitioning and inverted system simul2001
Method and system for identifying tested path delay faults2000
Test generation using signal flow graphs1998
Robust delay fault built-in self-testing method and apparatus1995