Home › Dual spacer method of forming CMOS transistors with substantially the same sub 0.25 micron gate length

Dual spacer method of forming CMOS transistors with substantially the same sub 0.25 micron gate length

US Patent 6306702 · Granted Oct 23, 2001

Estimated economic value: $2,669,000 ⓘ

Assignee