Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for improving wiring related yield and capacitance properties of integrated circuits by maze-routing

Method for improving wiring related yield and capacitance properties of integrated circuits by maze-routing

US Patent 6305004 · Granted Oct 16, 2001

Estimated economic value: $28,845,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing-aware and simultaneous optimization of latch clustering and placement in 2025
Rule check heatmap prediction2025
Short net pin alignment for routing2025
Power staple avoidance for routing via reduction2025
Technology-independent line end routing2024
Fast independent checker for extreme ultraviolet (EUV) routing2024
Region-based layout routing2023
Sweepline triangulation for spanning graphs2023
Generation and selection of universally routable via mesh specifications in an i2022
White space insertion for enhanced routability2021
Dynamic SADP region generation2021
Multi-cycle latch tree synthesis2021