Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for eliminating false data in a page mode memory device

Method and apparatus for eliminating false data in a page mode memory device

US Patent 6298007 · Granted Oct 2, 2001

Estimated economic value: $2,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interconnect multiplexers and methods of reducing contention currents in an inte2016
Current-encoded signaling2015
Error correction scheme for non-volatile memory2014
Error correction scheme for non-volatile memory2013
Dual mode rail-to-rail buffer for low voltage memory2012
Error correction scheme for non-volatile memory2012
Techniques for providing calibrated on-chip termination impedance2011
Techniques for serially transmitting on-chip termination control signals2011
Techniques for providing calibrated on-chip termination impedance2011
Programmable multiple supply regions with switched pass gate level converters2010
Techniques for providing calibrated on-chip termination impedance2010
Semiconductor device and programming method therefor2010