Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to form MOS transistors with a common shallow trench isolation and interlevel dielectric gap fill

Method to form MOS transistors with a common shallow trench isolation and interlevel dielectric gap fill

US Patent 6281082 · Granted Aug 28, 2001

Estimated economic value: $1,200,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vaporizer and ceramic vaporization core thereof and method for fabricating ceram2025
Controller for electromagnetic valve, water treatment device and gas cooker2025
Composite ceramic member and method for preparation thereof, vaporization assemb2024
Device and method for mud solidification based on electro-osmosis well points co2024
System and method for performing failure analysis using virtual three-dimensiona2020
Electronic cigarette atomizer oiling and labeling device2018
CMP wafer edge control of dielectric2017
Isolation for embedded devices2016
CMP head structure2016
CMP head structure2016
Method for forming through silicon via with wafer backside protection2016
Litho scanner alignment signal improvement2015