Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths

Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths

US Patent 6272616 · Granted Aug 7, 2001

Estimated economic value: $7,950,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mutual exclusion in a non-coherent memory hierarchy2019
Mutual exclusion in a non-coherent memory hierarchy2018
Memory paging for processors using physical addresses2017
Method and apparatus for adaptive cache frame locking and unlocking2013
Method and apparatus for adaptive cache frame locking and unlocking2012
Method and apparatus for establishing a bound on the effect of task interference2012
Virtualized load buffers2009
Accessing data from different memory locations in the same cycle2009
Method and apparatus for transferring multi-source/multi-sink control signals us2008
Method and apparatus for establishing a bound on the effect of task interference2008
Virtualized load buffers2008
Method and apparatus for reducing cache thrashing2005