Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Split transaction I/O bus with pre-specified timing protocols to synchronously transmit packets between devices over multiple cycles

Split transaction I/O bus with pre-specified timing protocols to synchronously transmit packets between devices over multiple cycles

US Patent 6266778 · Granted Jul 24, 2001

Estimated economic value: $166,417,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Copy on access mechanisms for low latency data movement2009
Method and apparatus to reduce latency and improve throughput of input/output da2009
Method and apparatus for providing and embedding control information in a bus sy2006
Fast 16 bit, split transaction I/O bus2006
Computer system having improved data transfer across a bus bridge2001
Destination controlled remote DMA engine2001
Scalable computer system2000
Dual mode bus bridge for computer system2000
System and method of flow control for a high speed bus2000
Fast 16 bit, split transaction I/O bus2000
Method and apparatus for programming a remote DMA engine residing on a first bus2000
Hot plug connected I/O bus for computer system2000