Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to reduce latency and improve throughput of input/output data in a processor

Method and apparatus to reduce latency and improve throughput of input/output data in a processor

US Patent 7480747 · Granted Jan 20, 2009

Estimated economic value: $15,289,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Application-level network queueing2025
Storage transactions with predictable latency2024
Packet processing with reduced latency2023
Method and system for performing data movement operations with read snapshot and2023
Efficient receive interrupt signaling2023
Application-level network queueing2023
Multiple uplink port devices2023
Reorder resilient transport2022
Method and system for performing data movement operations with read snapshot and2022
Packet processing with reduced latency2021
Ethernet enhancements2021
Availability of context information for packet processing2021