Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Conversion between packed floating point data and packed 32-bit integer data in different architectural registers

Conversion between packed floating point data and packed 32-bit integer data in different architectural registers

US Patent 6266769 · Granted Jul 24, 2001

Estimated economic value: $166,417,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quick response switching power converter and conversion control circuit thereof2025
Apparatuses and methods for a processor architecture2024
Method and system for instruction block to execution unit grouping2023
Method and apparatus for a power-efficient framework to maintain data synchroniz2023
Unified register file for supporting speculative architectural states2022
Determining branch targets for guest branch instructions executed in native addr2022
Apparatuses and methods for a processor architecture2022
Memory fragments for supporting code block execution by using virtual cores inst2021
Apparatus and method for processing an instruction matrix specifying parallel an2021
Method for implementing a line speed interconnect structure2021
Method for a delayed branch implementation by using a front end track table2021
Methods, systems and apparatus for supporting wide and efficient front-end opera2020