Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous random access memory having a read/write address bus and process for writing to and reading from the same

Synchronous random access memory having a read/write address bus and process for writing to and reading from the same

US Patent 6262937 · Granted Jul 17, 2001

Estimated economic value: $18,472,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read cache memory2025
Data invalidation for memory2025
Apparatuses and methods for countering memory attacks2023
Systems, methods, and apparatuses for temperature and process corner sensitive c2023
Power-efficient generation of voltage2023
Word lines coupled to pull-down transistors, and related devices, systems, and m2022
Plate defect mitigation techniques2022
Memory device latch circuitry2021
Latency reduction in touch sensitive systems2021
Power-efficient generation of voltage2021
Setting local power domain timeout via temperature sensor systems and methods2021
Array plate short repair2020