Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Word lines coupled to pull-down transistors, and related devices, systems, and methods

Word lines coupled to pull-down transistors, and related devices, systems, and methods

US Patent 11521670 · Granted Dec 6, 2022

Estimated economic value: $18,045,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data invalidation for memory2025
Apparatuses and methods for countering memory attacks2023
Systems, methods, and apparatuses for temperature and process corner sensitive c2023
Power-efficient generation of voltage2023
Plate defect mitigation techniques2022
Memory device latch circuitry2021
Power-efficient generation of voltage2021
Setting local power domain timeout via temperature sensor systems and methods2021
Array plate short repair2020
Memory device latch circuitry2020
Repair fuse latches using static random access memory array2019
Array plate short repair2019