Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loop with built-in self-test of phase margin and loop gain

Phase-locked loop with built-in self-test of phase margin and loop gain

US Patent 6262634 · Granted Jul 17, 2001

Estimated economic value: $22,345,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay-locked loop with built-in self-test of phase margin2006
Delay-locked loop with built-in self-test of phase margin2006
System for measuring phase error between two clocks by using a plurality of phas2003
System for measuring phase error between two clocks by using a plurality of phas2003