Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Delay-locked loop with built-in self-test of phase margin

US Patent 7042971 · Granted May 9, 2006

Estimated economic value: $2,316,000

Assignee

Inventors

View full patent text on Google Patents →