Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Matching loading between sensing reference and memory cell with reduced transistor count in a dual-bank flash memory

Matching loading between sensing reference and memory cell with reduced transistor count in a dual-bank flash memory

US Patent 6259645 · Granted Jul 10, 2001

Estimated economic value: $4,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible and configurable bit error rate reduction for non-volatile memory2025
In-memory computing apparatus and computing method having a memory array include2023
Memory device and multi physical cells error correction method thereof2022
Non-volatile memory device2021
Memory storage apparatus with dynamic data repair mechanism and method of dynami2021
Encoding method and memory storage apparatus using the same2021
Error correction code memory device and codeword accessing method thereof2021
Memory apparatus having hierarchical error correction code layer2020
RRAM with plurality of 1TnR structures2020
Physical unclonable function code providing apparatus and providing method there2020
Encoding method and memory storage apparatus using the same2019
Data write method and memory storage device using the same2019