Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-memory computing apparatus and computing method having a memory array includes a shifted weight storage, shift information storage and shift restoration circuit to restore a weigh shifted amount of shifted sum-of-products to generate multiple restored sum-of-products

In-memory computing apparatus and computing method having a memory array includes a shifted weight storage, shift information storage and shift restoration circuit to restore a weigh shifted amount of shifted sum-of-products to generate multiple restored sum-of-products

US Patent 11657864 · Granted May 23, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible and configurable bit error rate reduction for non-volatile memory2025
Syndrome decoder circuit2025
Resistive memory2024
Monotonic counter memory system2024
Resistive memory apparatus2023
Non-volatile memory and write cycle recording device thereof2023
Memory structure with marker bit and operation method thereof2022
Memory device and multi physical cells error correction method thereof2022
Memory device and multi physical cells error correction method thereof2022
Resistive memory2022
Memory storage device and data access method2021
Integrated circuit and interface control circuit thereof2021