Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Relocating the neutral plane in a PBGA substrate to eliminate chip crack and interfacial delamination

Relocating the neutral plane in a PBGA substrate to eliminate chip crack and interfacial delamination

US Patent 6255599 · Granted Jul 3, 2001

Estimated economic value: $26,086,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device packages and stacked package assemblies including high dens2021
Stacked semiconductor package assemblies including double sided redistribution l2021
Semiconductor device packages and stacked package assemblies including high dens2020
Semiconductor device packages and stacked package assemblies including high dens2019
Semiconductor device packages and stacked package assemblies including high dens2019
Wafer-to-wafer stack with supporting post2015
Wafer-to-wafer stack with supporting pedestal2014
Substrate having single patterned metal layer, and package applied with the subs2013
Wafer-to-wafer stack with supporting pedestal2012
Wafer-to-wafer stacking2011
Package with solder-filled via holes in molding layers2010
Probe pad structure in a ceramic space transformer2008