Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Package with solder-filled via holes in molding layers

Package with solder-filled via holes in molding layers

US Patent 7667338 · Granted Feb 23, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer-to-wafer stack with supporting post2015
Wafer-to-wafer stack with supporting pedestal2014
Wafer-to-wafer stack with supporting pedestal2012
Wafer-to-wafer stacking2011
Chip-embedded support-frame board wrapped by folded flexible circuit for multipl2008
Probe pad structure in a ceramic space transformer2008
Placement of sacrificial solder balls underneath the PBGA substrate2007
Screen print under-bump metalization (UBM) to produce low cost flip chip substra2006
Placement of sacrificial solder balls underneath the PBGA substrate2004
Design of interconnection pads with separated probing and wire bonding regions2004
Configuration for testing a substrate mounted with a most performance-demanding 2004
Solder balls and columns with stratified underfills on substrate for flip chip j2002