Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of design for testability test sequence generation method and semiconductor integrated circuit

Method of design for testability test sequence generation method and semiconductor integrated circuit

US Patent 6253343 · Granted Jun 26, 2001

Estimated economic value: $155,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Designing of a logic circuit for testability2008
Semiconductor wiring substrate, semiconductor device, method for testing semicon2008
Methods for evaluating quality of test sequences for delay faults and related te2007
Semiconductor integrated circuit device, method of testing the same, database fo2007
Semiconductor integrated circuit and testing method for the same2007
Semiconductor wiring substrate, semiconductor device, method for testing semicon2007
Semiconductor wiring substrate, semiconductor device, method for testing semicon2006
Semiconductor device having a device for testing the semiconductor2004
Functional block for integrated circuit, semiconductor integrated circuit, inspe2004
Method of design for testability, method of design for integrated circuits and i2004
Method of design for testability, test sequence generation method and semiconduc2003
Method of design for testability, test sequence generation method and semiconduc2003