Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decode and execution synchronized pipeline processing using decode generated memory read queue with stop entry to allow execution generated memory read

Decode and execution synchronized pipeline processing using decode generated memory read queue with stop entry to allow execution generated memory read

US Patent 6240508 · Granted May 29, 2001

Estimated economic value: $58,678,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory thin provisioning using memory pools2025
Artificial neural network optical hardware accelerator2022
All in one mobile computing device2022
Integrated android and windows device2021
Bit check processors, methods, systems, and instructions to check a bit with an 2020
Mobile computing device technology and systems and methods utilizing the same2018
Method and apparatus for providing a remotely managed expandable computer system2014
Memory controllers for processor having multiple programmable units2012
Method and apparatus for clearing hazards using jump instructions2012
Register set used in multithreaded parallel processor architecture2011
Method and apparatus for binding shadow registers to vectored interrupts2011
Switching power supply with increased efficiency at light load2011