Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Content addressable memory protection circuit and method

Content addressable memory protection circuit and method

US Patent 6240002 · Granted May 29, 2001

Estimated economic value: $34,457,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Level shifter circuit having two-domain level shifting capability2020
Circuit and method for reading a memory cell of a non-volatile memory device2019
Phase change memory device and method of operation2019
Address decoder for a non-volatile memory array using MOS selection transistors2018
Memory device with progressive row reading and related reading method2018
Level shifter circuit and associated memory device2018
Row decoder for a non-volatile memory device, and non-volatile memory device2018
Phase change memory device and method of operation2018
Circuit and method for reading a memory cell of a non-volatile memory device2018
Memory device with progressive row reading and related reading method2017
Row decoder for a non-volatile memory device, having reduced area occupation2017
Row decoder for a non-volatile memory device, and non-volatile memory device2017