Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for enabling parallel layout checking of designing VLSI-chips

Method and apparatus for enabling parallel layout checking of designing VLSI-chips

US Patent 6237128 · Granted May 22, 2001

Estimated economic value: $28,959,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Encoder, decoder and related methods2025
Apparatus and method for encoding and decoding a sequence of pictures using a bu2024
Operation method of electronic device for encoding and decoding a sequence of pi2024
Localization of elements in the space2024
Localization of elements in the space2024
Encoding and decoding a sequence of pictures2024
Encoding and decoding a sequence of pictures2023
Apparatus, method and computer program for rendering a visual scene2023
Encoder and decoder for encoding and decoding images2023
Bit-plane encoder and decoder2022
Transform coefficients encoder and decoder2022
Automated design closure with abutted hierarchy2021